



**CCC Workshop on Extreme Scale EDA**

**Teaching the First EDA MOOC:  
Reflections on the Experience,  
and Opportunities for the Discipline**


**Rob A. Rutenbar**  
**Abel Bliss Professor & Head**



COMPUTER SCIENCE • UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN

## Context

- From March – May 2013, I did the first-ever MOOC on how we build EDA tools for chip design, on Coursera
  - In contrast to lots of MOOCS, explicitly a “grad level” course

A screenshot of the Coursera website showing the course page for 'VLSI CAD: Logic to Layout' by Rob A. Rutenbar. The page includes the Coursera logo, navigation links, the course title, instructor name, description, workload, and language information. A video player thumbnail is on the right.

**coursera** | Global Partners Courses Partners About ▾ | Sign In Sign Up

**ILLINOIS**

# VLSI CAD: Logic to Layout


**Rob A. Rutenbar**

A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc. How do we design these complex chips? Answer: CAD software tools. Learn how to build these tools in this class.

**Workload:** 10-12 hours/week

**Taught In:** English

**Subtitles Available In:** English



Watch intro video 

Chris Knapton/Digital Vision/Getty Images



## More Context


- I spent 25 years on faculty in ECE at Carnegie Mellon
- And I taught this class...
  - About **15** times over the years
  - To about **700-750** students over these years
  - Class called: **VLSI CAD: Logic to Layout**
    - I “came of age” in Mead&Conway era, so it’s “**VLSI**” and “**CAD**” for me...
    - ...even tho in course I explained “yeah, it’s really **EDA**”



# What Does the “Regular” Class Teach?

## ■ Classical ASIC Flow

- Some models
- Some synthesis
- Some verification
- Some logic, some layout
- Some timing




## ■ Topics

- Computational Boolean Alg
- Logic verification: BDDs, SAT
- FSM verification (no model check)
- Logic synthesis: 2-level, multi-level
- Technology mapping
- Timing analysis: static + electrical
- Placement (Iterative, mincut, analytical)
- Routing: maze
- Geometric data structures
- Extras: eg, Litho simulation

# Physical On-Campus Class → MOOC


- **My physical class is**
  - 15 weeks
  - 948 PPT slides
  - 20 separate slide decks
  - Delivered as roughly 14\*3 hours (est) = 52 hours of lecs
- **But, typical MOOC not same length & intensity as a standard semester**

A vertical list of 20 file names, each preceded by a small icon of a document with a green checkmark. The files represent lecture materials for a course.

F09 Lec 00 INTRO.annote.pdf  
F09 Lec 01 ADV BOOL1.annote.pdf  
F09 Lec 02 ADV BOOL2.annote.pdf  
F09 Lec 03 BDD1.annote.PDF  
F09 Lec 04 BDD2.annote.PDF  
F09 Lec 05 FSMVERIF.annote.PDF  
F09 Lec 06 SAT1 .annote.PDF  
F09 Lec 07 SAT2 .annote.PDF  
F09 Lec 08 2LEVELSYN 2.annote.PDF  
F09 Lec 09 MULTILEVEL 1 MODEL.annote.PDF  
F09 Lec 10 MULTILEVEL 2 EXTRACT.annote.PDF  
F09 Lec 11 MULTILEVEL 3 DONT CARES.annote.PDF  
F09 Lec 12 TECHMAP.annote.PDF  
F09 Lec 13 PLACE1.annote.PDF  
F09 Lec 14 PLACE2.annote-BT.PDF  
F09 Lec 16 Route.annote-BT.PDF  
F09 Lec 17 Placer3.annote.PDF  
F09 Lec 18 Static Tlming.annote.PDF  
F09 Lec 19 Elmore Delay.annote.PDF  
xF05 Lec xx PROJ1 FSM EQV SAT v01.ppt.pdf


# Designing Coverage for my MOOC

- Walking thru each lec slide by slide, and chunking into individual essential topics, was for me a very useful exercise
  - I have **~102 separate topics**, with per-topic slides counts below



# Closeup on Topical Coverage


- Example of 2 topics, up close, PPT lecture slide counts





# Result: From Regular Course to MOOC

Regular class:  
20 Lectures  
948 PPT slides




69 Short Video Lectures  
Average length: 15 minutes  
615 total PPT slides  
17 total lecture hours / 10 weeks  
→ 50-60% of regular course,  
In about 1/3 of the time

<b>Orientation</b> Course Promo Video <b>Welcome and Introduction (Week 1)</b> <b>Computational Boolean Algebra (Week 1)</b> Lecture 2.1 Computational Boolean Algebra: Basics (15:06) Lecture 2.2 Computational Boolean Algebra: Boolean Difference (15:51) Lecture 2.3 Computational Boolean Algebra: Quantification Operators (13:07) Lecture 2.4 Computational Boolean Algebra: Application to Logic Network Repair (18:13) Lecture 2.5 Computational Boolean Algebra: Recursive Tautology (9:48) Lecture 2.6 Computational Boolean Algebra: Recursive Tautology: Example (10:07) <b>BDDs, SAT (Week 2)</b> Lecture 3.1: BDD Basics Part 1 (15:06) Lecture 3.2: BDD Basics Part 2 (15:06) Lecture 3.3: BDD Basics Part 3 (15:06) Lecture 3.4: BDD Ordering (28:12) Lecture 4.1: SAT Part 1 (15:06) Lecture 4.2: SAT Part 2 (15:06) <b>2-Level Synthesis, Algebraic Division (Week 3)</b> 5.1 2-Level Logic Basics (15:06) 5.2 2-Level Logic: Reduce, Expand, Irredundant Optimization (15:06) 5.3 2-Level Logic: One Step: Expand (20:33) 6.1 Multilevel Logic and Algebraic Division (15:06) 6.2 Multilevel Logic: Algebraic Division (14:15) 6.3 Multilevel Logic: Algebraic Division (14:13) 6.4 Multilevel Logic: Role of Karnaugh Maps (14:13) 6.5 Multilevel Logic: Finding the Prime Implicants (14:13) <b>Multilevel Factorization, Don't Cares (Week 4)</b> 7.1: Multilevel Logic and Divisor Extraction - Single Cubes (15:06) 7.2: Multilevel Logic and Divisor Extraction - Multiple Cubes (15:06) 7.3: Multilevel Logic and Divisor Extraction - Finding Prime Rectangles & Summary (10:48) 8.1: Logic Synthesis - Implott Don't Cares, Part 1 (17:42) 8.2: Logic Synthesis - Implott Don't Cares, Part 2 (11:18) 8.3: Logic Synthesis - Satisfiability Don't Cares (10:50) 8.4: Logic Synthesis - Controllability Don't Cares (19:59) 8.5: Logic Synthesis - Observability Don't Cares (17:22)	<b>ASIC Placement (Week 5)</b> 9.1 Basics (17:29) 9.2: Wirelength Estimation (15:06) 9.3 Single Iterative Improvement Placement (12:18) 9.4 Iterative Improvement with Hill Climbing (15:15) 9.5 Simulated Annealing Placement (21:03) 9.6 Quadratic Placement Model (14:39) 9.7 Quadratic Placement: Example (26:39) 9.8 Quadratic Placement: Example (18:15) 9.9 Recursive Partitioning Example (18:15) <b>Technology Mapping (Week 6)</b> 10.1 Technology Mapping as Tree Covering (29:36) 10.2 Tree-Covering the Netlist (12:07) 10.3 Tree-Covering the Netlist (12:07) 10.4 Recursive Matching (9:00) 10.5 Minimum Cost Covering (16:08) 10.6 Minimum Cost Covering Example (14:28) <b>ASIC Routing (Week 7)</b> 11.1 Routing Basics (17:13) 11.2 Routing Basics: Example (16:36) 11.3 Routing Basics: Multi-Point Nets (12:24) 11.4 Routing Basics: Multi-Layer Routing (16:36) 11.5 Routing Basics: Multi-Layer Routing (16:36) 11.6 Routing Basics: Multi-Layer Routing (16:36) 11.7 Routing Basics: Multi-Layer Routing (16:36) 11.8 Routing Basics: Multi-Layer Routing (16:36) 11.9 Routing Basics: Multi-Layer Routing (16:36) <b>Timing Analysis (Week 8)</b> 12.1 Timing Analysis: Basic Assumptions & Models (20:59) 12.2 Logic-Level Timing: STA Delay Graph, ATs, RATs, and Slacks (27:30) 12.3 Logic-Level Timing: A Detailed Example and the Role of Slack (16:02) 12.4 Logic-Level Timing: Computing ATs, RATs, Slacks, and Worst Paths (28:55) 12.5 Interconnect Timing: Electrical Models of Wire Delay (16:05) 12.6 Interconnect Timing: The Elmore Delay Model (14:19) 12.7 Interconnect Timing: Elmore Delay Examples (14:58) <b>Tools</b> KIBOD Tutorial Video (5:20) MiniSat Tutorial Video (8:11) Espresso Tutorial Video (3:06) Router Visualization Tutorial (5:24)
--	--



# MOOC Video Content: Minutes/Lecture, by Week



# Why Many Short Video Segments?

## ■ Pedagogy

- Better retention with short bursts of focused instruction
- Emphasize one (or few) core topics

## ■ Bandwidth

- In much of planet, cannot download 2-hour video as 1 chunk
- So— keep vids short. Don't stream “live”. Download, view later
- Critical to respect infrastructure realities for successful MOOC

# What's In A Video Lecture?

- Start with “talking Rob head” intro of lecture topic





## What's In A Video Lecture?

- Most content is me writing-on-the-slides of lec + voiceover

### Multiple-Cube Extraction: # Literals Saved

		a	b	c	ce	de	f	g
Row weights  3 2  3 2	P a	1	1	3	4	5	6	7
	P b	2	1	1	1	1	1	1
	P de	3	1	1	1	1	1	1
	P f	4	1	1	1	1	1	1
	P c	5	1	1	1	1	1	1
	P g	6	1	1	1	1	1	1
	Q a	7	1	1	1	1	1	1
	Q b	8	1	1	1	1	1	1
	Q ce	9	1	1	1	1	1	1
	Q f	10	1	1	1	1	1	1
	R de	11	1	1	1	1	1	1

Σ element values = 20

Σ row weights = 10

Σ column weights = 2

(value sum) – (row sum) – (column sum) = 20-10-2=8

**Before** 33 literals

P = af + bf + ag + cg + ade + bde + cde

Q = af + bf + ace + bce

R = ade + cde

**After** 25 literals

X = a + b

P = Xde + Xf + ag + cg + cde

Q = Xce + Xf

R = ade + cde

Change in #literals = 33 – 25 = 8 !

Slide 16
© 2013, R.A. Rutenbar

# MOOC Assignments

- **8 weekly homeworks, aka, Problem Sets**
  - True/False
  - Multiple Choice
  - Type a number in a box, etc
- **What's *different* than in-class versions?**
  - Can't do math derivations
  - Must “over supply” sub-problems, and randomize (cheating)
  - Partition big problems into smaller, step-by-step parts
- **Took about 3 HW sets to “get this right”, style-wise**

# Example: One HW Problem Spec

## Q1 Single-cube extraction from multi-level logic.

Consider this Boolean logic network with variables  $a, b, c, d, e, f$ :

$$R = abf + abcd + abce + cdf$$

$$S = acd + cdef + abce$$


$$T = cdef + af$$

Build the *cube-literal matrix* associated with this set of functions. Look at what prime rectangles are possible in this matrix. Which of the following are correct statements about extractions using this matrix?


### OPTION GROUP 1: SELECT 2 randomize (These are all correct statements)

- Single cube divisor  $ab$  can be extracted as a prime rectangle. It has 2 columns and 4 rows. Extracting this divisor saves 3 literals.
- Single cube divisor  $cd$  can be extracted as a prime rectangle. It has 2 columns and 3 rows. Extracting this divisor saves 2 literals.
- Single cube divisor  $ce$  can be extracted as a prime rectangle. It has 3 columns, and 2 rows. Extracting this divisor saves 3 literals.
- Single cube divisor  $af$  can be extracted as a prime rectangle. It has 2 columns and 2 rows. Extracting this divisor saves 0 literals - i.e., no fewer literals in this new factored network.


### OPTION GROUP 2: SELECT 1 randomize (These are all correct statements)



- This is a correct extraction associated with a prime rectangle in this matrix.



- This is a correct extraction associated with a prime rectangle in this matrix.



- This is a correct extraction associated with a prime rectangle in this matrix.

Randomize selection from this 1<sup>st</sup> group of sub-questions


Randomize selection from this 2<sup>nd</sup> group of sub-questions

Etc...



# MOOC Assignments

- Lots of criticism of MOOCs being “dumbed down”
  - Yes, they are a bit simpler. No, not a lot “dumber”
  - Mostly, burden on instructor to **design smart assignments**
  - Ex: this is the “macro answer” to **one** factoring HW problem



# MOOC Assignments: 2 Paths Thru Class

## Grading: Certificate & 2 Badge Options

Two options for a *Statement of Accomplishment* Certificate

- **Achievement Badge**

- 8 Problem Sets = **75%**



- Single submission; late submission allowed after deadline for 50% of credit
- 1 Final exam = **25%**
  - Single submission.
- **Idea: Do this if you don't have time to do all the code**

- **Mastery Badge**

- 8 Problem Sets = **40%**

- Same single submit policy

- 4 Program Assignments = **40%**



- Multiple submissions ok; late submission allowed after deadline for 50% of credit
- 1 Final exam = **20%**
  - Same single submission
- **Idea: Do this for deepest understanding of course**


**CODE!**

# EDA MOOC: Some Philosophy


- I don't believe you can teach a serious EDA course without:
  - **Experimenting** with some existing EDA tools
  - **Designing software** to build some EDA tools
- **How to do this at scale? To 10,000 students?**
  - CDNS, SNPS, etc, are **not** going to give us free stuff
  - Lots of IP, Licensing, etc, landmines: you get to know your university's top lawyers on a first name basis, in your MOOC
- **Answers**
  - Carefully select **open source software**
  - Write everything else **yourself**



# VLSI CAD MOOC: Software Ecosystem



## Aside: Building this Software Ecosystem



Nick Chen  
Teaching Assistant

Rob – what is this stuff? Is this **K&R C** or what??



Ohhhh....





Rob A. Rutenbar  
Instructor

Yes.

# VLSI CAD MOOC: Software Ecosystem




Tool output → Private webpage






# VLSI CAD MOOC: 4 Software Projects


## 1. Boolean Data Structures & Computation (URP,PCN)





## 2. BDD-based Logic Network Repair



## 3. Quadratic Placement



## 4. Maze Routing




# About MOOC Software Projects

- We provide the **spec** and **input data**; we grade **output file**
- Too hard to compile/run other people's code
  - Too many platform issues; too many language issues
  - ASCII textfile in; ASCII textfile out
- Architect like a real “regression test suite”
  - Several benchmarks, from tiny to big
  - Partial credit for each part (as much as possible)
  - Lots of feedback in the webpage portal about how it went

## Concrete Example: Regression-Like Benchmarks




- Can you route a 2-point wire in 1 lqyer?? Horizontal? Vertical? Around obstacle? Straight line? With a bend? etc



# Software Project Examples: Layout

## Recursive Quadratic Placer


## 2-Layer ASIC-style Maze Router





## New Problem: How Can Students See Layout?

- Can't control what platform they use!
- Answer: custom **HTML5** geometry web-based environment
  - If they have a modern browser, they can **drag/drop text file**



(HTML5 design and pic by Nicholas Chen)

# The Elephant In The (MOOC) Room...

**LOTS** of people start...



**NOT so many** people finish

# VLSI CAD MOOC: The Participant Landscape




- 17,500 participants at peak
- 7,000 people watched a video
- 1,300 people did a homework
- 400 people tried a software assignment
- 500 people took the Final Exam
- 386 *Statement of Accomplishment Cert's*


## DEMOGRAPHICS

Average age: 30 Min: 15 Max: 75  
Have a Bachelors: 30% Have MS/PhD: 29%  
Male: 88% Female 12%


design these tools



## University of Illinois Coursera Students: VLSI CAD Percent of Students by Country




### VLSI CAD Student Percent



ATLAS Statistics Group  
University of Illinois  
Data gathered between Fall 2012 and Spring 2013




# Details: Views Across All My MOOC Videos




# Things One Learns in MOOC-Land..

My handwriting *unreadable* for a planetary audience




*Creativity* to make homeworks in multiple-choice format




\*\* = when 2 or more individual variables in the main loop "For (each variable  $x$  in  $F$ ) yield the same solution for  $F/x$ , we just draw them pointing to the same child box in our diagram of the progress of the algorithm."

MOOCers crave *interaction* with instructors, 24x7!



Be sensitive to *diversity* of IT resources of participants



# My MOOCers: Want *More* EDA...

Word-cloud from  
Final Exam question:  
what *else* would  
you like us to cover

verification  
information examples enjoyed  
problems background problem  
physical coverage lectures example  
algorithm tools layout liked  
work awesome  
digital  
since  
programming part  
boolean  
interesting design  
use nice just  
covered logic CAD little make  
many know Thanks  
STA synthesis see one bit  
delay BDD all topic most  
learn timing like analysis  
please detail topics class  
way first great think time  
VHDL add chip good VLSI cover  
only mapping routing really used area  
lecture included better algorithms FPGA details  
power real placement level ASIC algebra  
technology assignments material  
excellent sequential circuits techniques  
personally optimization things  
understand EDA



# Why Did I *Do This*...?

Because every vibrant discipline needs a solid **on-ramp**,  
and teaching of core-EDA was vanishing, rapidly...





# Reflections...

- **If we want to energize a new generation of EDA**
  - Moving EDA into **other** areas or kinds of systems
  - Moving EDA into **new** technology platforms (eg, post-Moore)
  - Translating EDA **“sideways”** into adjacent opportunity areas
- **If we want to do **any** of these things, **somebody** has to be teaching the foundational topics**
  - Maybe it is the case that planet can only support a **handful** of these large, global-scale courses on EDA foundations
  - Maybe this is only way to reach broadest, global audience
  - OK – so be it. **Here’s my shot at “regenerating the excitement”**

# Me: Personally Positive on MOOC Potential

**coursera**

| Global Partners

Courses

Specializations

New

Institutions

About ▾

| Rob A. Rutenbar ▾

[Edit Course Description](#)


[Edit Session Descriptions ▾](#)

[Edit Session Materials ▾](#)

**I**LLINOIS

## VLSI CAD: Logic to Layout

A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc. How do we design these complex chips? Answer: CAD software tools. Learn how to build these tools in this class.



**Version 002 of my  
EDA MOOC goes **live**  
MARCH 3, 2014**

### About the Course

A modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called "intellectual property" or IP blocks). How do people manage to design these complicated chips?



### Sessions

Mar 3rd 2014

[Join for Free](#)

# Me: Personally Positive on MOOC Potential

Me, March-May 2013



INABIF, Villa El Salvadore, Peru



Me, Aug 2013



# Summary

- I taught the first-ever EDA MOOC last year
  - Exhilarating. Amazing. (Terrifying). Satisfying.
  - **Why? Because *somebody* has teach this stuff *at scale*.**
  - **Why? Because the material is *important & beautiful*.**
  - **Why? Because *need* excitement for vibrancy of discipline.**
- I'm doing it **again** this year (in about 2 weeks)
  - Ask me at DAC how Round #2 goes....