Reinvigorating EDA in the Social Media Era

Patrick Groeneveld Synopsys

Pittsburgh, March 2013

Summary

- My history in Academic and Corporate EDA
- The current 'state of the EDA'
 - Dollars & People
 - Conferences
- Solved and Unsolved problems
- Role of academia

My EDA story, abridged Can we replicate this for the current generation?

Delft University: Routing as MSc and PhD projects

- Sold it to National Semiconductor, Philips, Sagantec and Cadence.
- Post doc @ Delft: Developed 'Ocean'
 - For university system/IC design lab, 1991-today
 - Logic to a real Sea-of-Gates chip
- Compass
 - Datapath synthesis
- Magma
 - All aspects of Physical Synthesis

Full professor

- @ Eindhoven University
- Magma again
- Synopsys



University life: My 5 minutes of fame...

March :

Google	digital pi	cture are	chive 17t	h floor			
	Web	Images	Maps	Shopping	More -	Search tools	
	About 197	,000 resul	ts (0.36 sec	cond			
	en.wikiped Digital Pic Technolog	lia.org/wiki cture Arch y as an ar	/List_of_we nive on the nonymous f	bsites_founder 17th Floor : Fir TP site, then a	d_before_199 st operating to gopher serv	95 from Delft University of er and finally a WWW	
	Internet en.wikiped One of the the 17th F	Internet pornography - Wikipedia, the free encyclopedia en.wikipedia.org/wiki/Internet_pornography One of the early Gopher/FTP sites was at tudelft and was called the Digital Archive of the 17th Floor (List of websites founded before 1995). This small image					
	Who wa answers.y 2 answers Pornograp the Digita	s the firs ahoo.com - May 24, ohic image I Archive	st person > > Arts & 2011 s had beer on the 17th	to put porn Humanities > I transmitted ov Floor (List of	on the inte History ver the Interne websites	ernet? - Yahoo! Answ. et as ASCII and was calle	
13 –CCC Workshop - 4	2 answers Pornograp the Digita	- May 24, ohic image I Archive	2011 s had beer on the 17th	n transmitted ov I Floor (List of	ver the Internet websites	et as ASCII and was calle	

Switch to the Commercial world

Magma, August 1997



EDA industry: a management summary

Dominated by 3 large companies:

- Synopsys: 9000 people, Value \$5.29B, Revenue \$1.81B
- Cadence: 5600 people, Value \$4.03B, Revenue \$1.33B
- Mentor: 4400 people, Value \$1.93B, Revenue \$1.09B
 - (Jasper: 100 people, Value \$0.3B(?), Revenue <\$0.1B)

• Total:

- About 26000 people
 - 30% R&D
- \$6.4B/year
 - \$4.8B core EDA



EDA industry revenue market share

Perspective: is EDA right-sized?



Steady decline of IC design starts

• But designs are radically more complex

• Number of customers:

- Approx. 200 world-wide
- But only 10 large ones
- Trend: consolidation



EDA Revenue: a perspective



Sources: EDAC, National Shooting Sports foundation, yahoo finance, lamatreasure.com, wikipedia

Slow EDA growth, moderate IP growth



Implementation is from Mars, Analysis is from Venus



Most is sold as 'time-based license'

- Package deal for all tools
- Very few 'Pay per Use'

"I need more licenses, pronto!"

• Happens only for sign-off tools (DRC, timing, spice)

Sign-off tools make disproportionate amount

- Synthesis is a tougher sell
- ... because tools are sold per CPU hour

• Exhibition:

Number of companies: steady at 200

- But its more small companies, very few mid-side and 3 giants.
- Square footage: declining over past decade
 - Big-3 EDA are 70% of EDA revenue, but only 12% of DAC revenue!

Conference:

- Attendees: 1400 = Steady after decline since 9/11
 - All-time high was in 3500 in 2000
- Papers: steady for many years (between 600-700)
- Added Designer Track: target non-scientific crowd

• Overall attendance:

- 2012: approx. 7200
- All-time high was in 18000 in 2000

DAC Facebook page



0	Name		Status :	Reach :	Freq. :	Social Reach :	Actions : •	CIIC
	Likes Cadence – Ad	•	3,933	20.5	523	119		
A	Ad Preview 🥒 Ed	t Targeting					🖋 Edit	t
Vi	Soth DAC celebration Join the 50th Design Automation Conference + Cadence is 25 years at DAC. You like Design Automation Conference. ew on Site - Create a Similar Ad	 This ad targets 3,440 users: who live in one of the countries: United Sta South Korea, Spain, Sweden, United Kingdo Brazil, China, Taiwan, France or Germany age 18 and older who like #Cadence Design Systems 	tes, India, I om, Israel, F Clo	ireland, Ital Finland, De	ly, Japan, nmark, Be	Armenia, Netherlan elgium, Australia, A	ds, Canada, ustria, Russia,	
	Likes Synopsys – Ad		•	2,572	27.6	496	70	
	Likes Mentor – Ad		•	5,286	6.6	456	45	
	Works at Synopsys - Sponsored Stories		•	186	7.5	183	21	
	Works at Mentor - Ad		•	450	24.7	290	7	
	Likes Synopsys – Sponsored Stories		•	664	13.1	648	6	
	Work at EDA companies - Sponsored Stories			532	8.5	519	5	
	Attend DAC through the Newton Young St	udent Fellow Program - Ad	•	545	20.7	0	2	
	Likes Mentor – Sponsored Stories		•	310	7.5	307	1	
	Work at EDA companies		▶ -	259	7.4	67	1	
	Works at SemiconductorCompanies		•	2,276	12.5	153	1	
	Works at SemiconductorCompanies- Sponsored Stories			442	4.2	414	1	
	Attend DAC through the Newton Young Student Fellow Program – Sponsored Stories			5	2.2	5	0	

Who likes DAC?



3250 likes



Page Posts (Updated 4 minutes ago)

- Trend 1: Consolidation
- Trend 2: Large EDA run their own shows
 - Control message, do not want to share with competition

• Trend 3: Outsourcing

- More design work is done in India
- Japan & Europe are in decline
 - Major companies losing the Semiconductor battle
- Korea, China and India on the rise.
- Trend 4: Base EDA is 'commoditized'
- Embedded systems != EDA

Observations: EDA Academia and conference

Paper flow steady

- Though fewer active research groups
- Ivy league universities are less active in EDA
- More from Taiwan, Korea, China
- Less from Europe, USA and Japan

Paper quality steady

- Though less exiting than a decade ago
- Slowly more Embedded Systems papers

Major EDA employees are MIA

 Hardly ANY attendees from Synopsys, Cadence or Mentor at the major conferences!!!!

More observations: academic view

- Weak empirical academic standards:
 - Too few test cases
 - Test cases based on artificial data or flows
 - Many opportunities for bias

Reluctance to publish 'negative results'

- Publication pressure encourages intellectual dishonesty
- Comparisons/field tests are rare (or poor at best)

So, what is the role of academia?

- 1: Educating the next generation of engineers
- 2: Research into radial new methods

• Challenge 1:

- Engineering is between 'art' and 'science'
- Often misunderstood by colleagues in 'pure' sciences

• Challenge 2:

- Maintaining academic depth while being practically relevant
- Find proper level of abstraction:
 - Not too high = useless in practice
 - Not too low = no academic depth

Challenge 3: (northern America and Europe)

• Attracting EDA students (by inspiring them)

Two-fold Design Complexity Increase

- System complexity: Dealing with the sheer size
 - 10 Billion transistors, 500M+ gate



• Silicon complexity:

Dealing with the physics of manufacturing technology

- Electrical parasitics.
- Leakage & dynamic power
- Process variability & manufact

Design Effort for a graphics chip family

Design Start	Technology node	Transistor count	Complexity	Front-end staff	Back-end staff
1993	0.5μ	0.75M	1x	1.0x	1.0x
1995	0.5μ	1.25M	1.5x	1.2x	3.0x
1996	0.35µ	4.0M	4x	1.6x	3.0x
1997	0.31µ	7.5M	7x	1.7x	4.0x
1998	0.25µ	9.0M	10x	1.5x	4.0x
1998	0.22µ	22M	20x	2.5x	5.0x
1999	0.18µ	25M	22x	1.5x	4.0x
1999	0.15µ	57M	30x	3.5x	6.0x
2000	0.15µ	60M	35x	1.5x	7.0x
2000	0.15µ	63M	40x	3.0x	7.0x
2001	0.13µ	120M	50x	5.0x	9.0x

Physical Design of Apple processors

chipwe Apple

- Common technology
- A4: 2010
- iPhorpheiperceived usefulness
 7 3mm
- 7.3mm x 7.3my new product is an
 A5: 2019 Phone using echnology's
 10.0 • 10.0mm x Jogarithmic function"

 - A5x: 2012
 - iPad 3
 - 12.9mm x 12.7mm = 3x as big as the A4

Why is EDA so spectacularly successful in automatic design?

Unmatched when compared to any other industry:

- Synthesize billions of components
- Designer productivity improvement follow exponential Moore's law for decades!
- My view:
 - Abstraction levels that work: RTL, net list, mask
 - A flow methodology that works without too much waste
 - A hierarchical decomposition that works
 - Agnostic for (most) applications

• Recipe for success:

- Problem contained in a box (standard cell, macro)
- Boxes are 'composable' using simple rules:
 - swap., Don't overlap, minimize wire length, and you're good
- Simple model of reality is good enough for automatic optimization

• 'Smooth' solution space

EDA handles Many Objectives Simultaneously

Correct & manufacturable mask pattern

- Congestion control
- Big chip = good

Meets timing & electrical requirements

- Battle parasitics: timing, voltage drop
- Big gates = good, compact chip = good & a little

Low power

- Leakage control, mult v nare للحكا, etc
- Small gates = g cd, cc.npiex floorplan = necessary evil

Low part cost

Compact chip, dense wires = good

Low design effort

- Robust design, short tool run times, re-use
- Simple = good, pushbutton = good

Magma Flow: guided by 'best available' data



Layout Design at different levels of abstraction

Editor /projects/pam/users/schr	itz/onenCoreDesigns 89/nwm/rtl/verilog/serial (divide uu.v ଟ 🖂	
File Edit Format View	(2) openeorebestgils_05/ pixin/ (d) verilog/ seria_		n_reader/pwm_reader - Worst Case Analysis 🛛 🖉
			ath Details Configs Constraints Clock Summary Clock Histogram
 divide_count <= 0; 171. // dividend placed initially so that remain grand_dividend <= dividend_i << R_PP; 173. // divisor placed initially for a 1 bit overl 174. // But adjust it back by S_PP, to account 175. // to be leading zeros in the quotient. 176. grand_divisor <= divisor_i << (N_PP+R 177. end 	der bits are zero ap with dividend for bits that are known PP-S_PP-1);	-	Show Hidden Searching Options and has a hurtful 6ps clock skew. Data Path Delay
<pre>178. else if (divide_count == M_PP+R_PP-S_PP 179. begin 180. if (~done_0) quotient <= quotient_node; 181. if (~done_0) quotient_reg <= quotient_nn 182. done_0 <= 1; // li 183. end 184. else // Division in program.</pre>	-1) // final shift ide; // final shift (held output) idicate done, just sit		Cycle Adjust
185. begin			v Exceptions)
186. // If the subtraction yields a positive resu Schematic /work/pwm read	It, then store that result		B9/pwm/rtl/verilog/serial_divide_uu.v 199 891 oai21d1
Schematic Edit View Select Show Hide Help	Layout /work/pwr	n_reader/pwm_reader	89/pwm/rtl/verilog/serial_divide_uu.v 199 892 aoi21d1
🖻 🗈 & 🖷 🔍 🤤 🥵 < 🧼 👯 👹	File View Select Add Edit Plan Pin Power Tools Help		89/pwm/rtl/verilog/serial_divide_uu.v 199 949 oai21d1
divider6_C2 divider4_C2 divider7029 divider4_C2 A2 2N 2N 2N Net A2 Net Net Net Highlight Clear Highlight Hide Copy Name Delete Delete Delete Delete Compress Bus/Group Layout Logic Way Set \$n Pioorplan HDL HDL NET: divider_unit.C589.iG12_2192_1		Layout File View Select Add Edit Plan Pin Power State of the select Add Edit Plan Pin Power State Add Edit Plan Pin Power State of the select Add Edit P	/work/pwm_reader/pwm_reader Tools Help

Darth 12, 2013 -CCC Workshop - 27

What EDA does not particularly well

- Analog circuit synthesis
 - Same old Spice & layout with tree Cationation
- Blocks of various shapes and size
 - Requires extensive manual type
- Speedup by parallel design are fins
 Stuck at 4x
 - Stuck at 4x
- Higher levels of design abstraction ust address
 - Gets domain-specific
 - Many-objective flows

A closer look at the Apple's physical design style



"Many-Cell" Top-Level design



Analysis(verification) tools: They were *not* the key to EDA success

- Verification tools are overhyped. They are straightforward programming jobs:
 - Use brute-force parallelism & cloud computing
 - Use tricks to keep memory usage low
 - Correlate to make result trustworthy
 - Use GPU if needed

• Such tools exist in other domains as well:

- Mechanical CAD with finite element methods
- Animation
- Architecture

A few suggestions for good EDA research topics

Better understanding the nature the beast:

- Bridging the Analysis Implementation gap
- Dealing with the noise of unreliable predictions

Radically new design paradigms

Platforms, GALS/NoC

Radically new technologies

Focus on 'verticals'

• Automotive, mobile, aerospace, bio

Synthesis flow (or life) as a pachinko machine

• Run complex flow:

• End up an one of the local optima.

• Re-run:

- typically get same results
 - (Multi-processing alert!!)

Re-run with small change

- Could be huge difference
- Changes:
 - Irrelevant order changes
 - Additional steps/algorithms
 - Changing constraints, tuning, etc.



You always get what you want (not even close....)



How to the better results from a noisy design system



Philosophical angle: Finding 'truth' in Engineering

With enough effort, its *always* possible to understand

- There are no miracles, only challenges to understand better
- All decisions can be based on rational trade-offs on tte best-available data:
 - Effort vs quality
 - Power vs speed
 - Interest rate vs economic growth
 - CO2 output vs economic growth
 - Individual freedom vs taxes/abortion/

 Shortcuts are necessary, because data is noisy/not understood

• But choices may not become dogma

The great thing about science is it remains true whether you choose to believe it or not.

• Neil deGrasse Tyson March 12, 2013 – CCC Workshop - 36

Using skeptical wisdom

"Humans are amazingly good at self-deception"

- This looks soooo good, therefore this *must* work
- "If it has no side effects, it probably has no effects either"
 - Example: improving temperature gradients is gonna cost you! So is improving yield. Are you really willing to pay based on the evidence?

"Do not confuse association with causation"

- "I took this airborne pill, and I did not get sick"
- "I used this DFM optimizer, and the chip yields!

"The plural of 'anecdote' is 'anecdotes', not data"

- Result could be a random effect, or another side effect
- No substitute for unbiased placebo-controlled tests
- Only large data sets are statistically relevant

Summary

• EDA is maturing, but far from solved!

Main issue: keeping up with Moore's law

Academia has unique chance to set research direction for EDA

• Advice:

- Less algorithms, more methodologies
 - EDA requires a 'holistic' methodology across many abstraction levels
 - ...rather than 'optimal' point tool solutions
- Resist temptation to do too much short-term development work
- Focus on big problems that matter:
 - Paradigms to deal with design scale
 - Understanding and controlling complex flows

Best way: Start a new company yourself